A model of l/f noise which accounts for the full temperature and bias dependence of the noise power spectral density (PSD) of both N-and P-channel MOSFETs in the linear region is presented. This model is significantly different from past work in that the l/f spectral dependence of the noise is shown to arise from traps uniformly distributed in activation energy, rather than from traps uniformly distributed in depth into the oxide. The model applies results of characterization of singleelectron traps to demonstrate i) the importance of the temperature activated capture and emission rates of near-interface oxide traps [l] and ii) the im rtance of induced mobility fluctuations [Z], on the l r n o i s e present in the channel of the MOS device.
lntroductlon
The McWhorter noise model, which has been widely applied to MOSFETs, states that noise in a MOSFET is due to fluctuations in the conductivity of the channel caused by tunneling of channel carriers to and from an ensemble of traps in the dielectric [3] . A thorough review of the literature on l/f noise in semiconductors can be found in the review article by van der Ziel [4] .
Christensson et al. were the first to rigorously apply the McWhorter model to MOSFET devices [5] . Their widely cited theory predicts many aspects of observed l/f noise behavior, but fails to adequately predict the temperature dependence of l/f noise in NMOS devices. A problem with this model is that the assumptions relating to the individual trap kinetics have not been tested empirically. This issue is addressed here by carefully characterizing both the noise performance of large geometry devices and the details of the individual traps in the ensemble of traps. Further details of this work can be found in [6] .
Experlmental
AU the devices used in this study were fabricated on 4-inch (100)-Orientation silicon substrates, and used LOCOS-isolation, n+ polysilicon gates, and BPSG as a dielectric isolation layer between the polysilicon and the Al/lo/0Si metalization. AU transistors received a final anneal treatment in 20 percent forming gas at 400°C for 5 minutes. For l/f noise characterization, conventional NMOS and PMOS transistors were formed in a twinwell, 11-mask, 1 . 7 5~ CMOS process. The wells were formed in a p-type epitaxial layer on a p+ substrate. For the single-electron-trap characterization, deepsubmicron NMOS transistors were formed on p-type 20-40 Q-cm substrates using a 4-mask subset of the full CMOS process. A photoresist ashing technique, similar to that used by Chung et al. [7] , was used at the gate definition layer to allow deep-submicron channel lengths to be obtained. Transistors were fabricated with channel widths of 0.6-1.6 p and channel lengths of 0.3-0.5 p both with conventional oxide and with reoxidized nitrided oxide (ROXNOX) gate dielectrics. Details of the ROXNOX process are found in [8] . The nominal dielectric thickness for the devices in this study is 1OOA.
Random-Telegraph Noise
In MOSFET devices with channel length and channel width on the order of l p each, it is likely that there may be only a single trap active in the channel at one time. In addition, the trapping and de-trapping from a single trap can cause an appreciable percentage change (0.01 percent or larger) in the drain current of these devices. Devices with these dimensions have been fabricated, and produce a drain current which switches between two discrete states as a single trap captures and emits. The discrete switching characteristic is commonly known as a random-telegraph signal (RTS) [l] .
Drain current traces from a typical single-electron trap are shown in Fig. 1 . The change in drain current is plotted versus measurement time. The three traces are all from a single device taken at three values of gate bias. We interpret the data to demonstrate that the trap has captured an electron when in the low state and has emitted an electron when in the high state. As the gate bias is increased, the energy of the trap is lowered relative to the Fermi level in the silicon substrate and so the trap is full more of the time, as can be seen from the bottom trace of Fig. 1 .
Trap Time Constant
A measurement system similar to that used in [l] was used to characterize the deep-submicron devices. Following amplification by a low-noise transresistance amplifier with a gain of lo6, the drain current signal is input to an HP3561 Dynamic Signal Analyzer which performs a time capture. The mean capture time <7,> and the mean emission time <7,> are extracted from the RTS signal-vs-time data capture using a HP200 series computer. An MMR LTMP-4 low temperature microprobe was used to characterize devices across a range of temperatures. The LTMP has an operating temperature range of 80-400 K.
An Arrhenius plot of the capture and emission times for a typical single-electron trap is shown in Fig. 2 . Note that this trap displays a relatively large activation energy, as has been observed by other researchers. It is important to note that both capture and emission exhibit the temperature-activated behavior, suggesting that the trap capture cross section U be modeled as proportional to a temperature-activated factor where Ea is a trap activation energy.
A large number of single-electron traps have been characterized over a range of gate bias and temperatures (from 80 K to 350 K). The trap depths have been extracted from the trap occupancy vs gate bias characteristic [1, 9] . Table 1 shows values of the extracted activation energy E. and depth xt for some of the traps characterized in this study. Note that the observed wide range of activation energies obscures the dependence of trap time constant on depth into the oxide. A slower oxide trap is not necessarily located further from the Si/Si02 interface!
Trap Amplitude
Trapping of a carrier from the channel perturbs the channel current both by reducing the number of carriers flowing in the channel and by inducing a change in the mobility of channel carriers. The normalized draincurrent fluctuation amplitude can be written as where the channel charge fluctuation SQ, , is related to the single-electron-trap charge fluctuation 6Qt by (3) Note that for all the traps characterized in this work (NMOS), the mobility fluctuation term in (2) is the dominant term. We model the mobility fluctuation term 6p as being proportional to a scattering parameter S. The channel mobility p, including the effect of scattering from a single charged trap, can be written using Mattheissen's rule as
(4)
Making use of the approximation that the induced mobility fluctuation effect is very small compared to l/po, we can simplrfy (4) to be dp H p', S Sen.
Inserting this into (2) yields
-61, = 6Qn( -1 + ~$3).
I, lQnl
Making use of (6) 
Assumptions
Based on the single-electron-trap characterization, we can model a single-trap time constant as being proportional to a temperature-activation factor (9) where 7,, is a complex function of bias. Also, we assume the traps will each behave as a nominal trap with induced mobility scattering parameter where the measured So for our NMOS devices is approximately 0.02 volt*second/cm2. Furthermore, we assume a uniform distribution of traps in activation energy, to account for the observed wide range of trap activation energies.
In applying the results of the single-electron-trap characterization to the conventional device l/f noise model, the traps will all be treated as a form of interface state; the traps lie in the oxide distributed over some region x, near the interface, but the depth distribution has no explicit effect on trap time constant. In effect, the integration over x is replaced with a multiplication by a factor of x,,. This assumption can be shown to be a good approximation even if the time constant of the individual traps is an exponential function of depth into the oxide, as is expected Com the McWhorter model.
Model Evaluation
Using the above assumptions we are now ready to evaluate the integral in (7). The integrations over x , y , z, and E are straightforward because the trap density is assumed to be uniform in those dimensions. To simplify (7) further the integration over E. is replaced with an integration over T by making the substitution
Note that here the characteristic 1 /~ distribution of trap time constants which yields l/f noise arises from the uniform distribution of trap activation energies.
Inserting this into (7, using the expression for S,(w) from (8), and using the approximation for S from (10) we can evaluate the noise integral to be Note that the normalized noise is inversely proportional to channel area and inversely proportional to Gx, as expected from previous work [2] . When poSo is small compared to 1, the normalized noise power spectral density is proportional to temperature squared. When the product poS0 is very large compared to 1, the temperature dependence of the normalized noise power will be determined by the product P p i , which yields a noise PSD characteristic which varies approximately inversely with temperature. In contrast to the model of equation (12), the Christensson et al. model predicts that noise PSD will exhibit a linear temperature dependence, which is not seen in the data [SI.
Results and Dlscusslon
Measurements of l/f noise are performed on N-and P-MOSFET transistors with both conventional oxide and ROXNOX dielectrics in the linear region of operation over a range of bias and temperatures. The drain voltage noise characteristic was amplified by a low-noise amplifer system, and input into an HP3585 spectrum analyzer. The data was normalized to obtain the normalized drain noise PSD, defined as where gd, is the small-signal drain conductance of the device-under-test (DUT). The normalized drain noise PSD is equivalent to the input-referred voltage noise at low gate oxide field, but doesn't depend critically on g,,, at high gate oxide field as input-referred noise does. Battery bias was used both for the DUT and for the low noise amplifer system.
Normalized drain noise PSD for typical PMOS devices are shown in Fig. 4 . Note that the noise PSD varies as temperature squared, indicating that the effect of induced mobility fluctuations is negligible; i.e. the poSo product is small compared to unity. Figure 5 shows the normalized noise PSD for NMOS devices. The model curve based on the results of the singleelectron-trap characterization is shown for comparison. Note that the functional variation of the NMOS noise PSD with temperature is predicted quite well. The NMOS curve can be explained qualitatively by noting that at low gate drive and/or low temperatures the channel mobility is high and the induced mobility fluctuation term poSo has a large effect on the variation of l/f noise with temperature. At high gate bias and/or high temperature, the mobility is low, the induced mobility fluctuation term is less sigrdcant, and the l/f noise variation with temperature of the device approaches Tz. The l/f noise vs temperature characteristic for the NMOS devices with ROXNOX dielectric has a similar form to that observed in oxide devices [6] .
A plot of the model from this work applied to the ignored in previous models of l/f noise in conventional devices, is found to be sigdicant. Our l/f noise model explains the data very well, demonstrating that the noise in the MOSFET is due to the fluctuation of the number of carriers in the channel, and that these fluctuations induce local correlated fluctuations in the channel mobility. Using measured parameters from the singleelectron-trap characterization, the induced-mobilityfluctuation effect is found to dominate the noise performance of NMOS devices at low gate bias and at low temperature, yielding a relatively temperatureindependent characteristic. The induced-mobilityfluctuation effect is found to be insigtllfcant in PMOS l/f noise behavior, yielding a temperature-squared characteristic. Our model of l/f noise is also shown to predict the noise results of [SI very well ( Figure 6 ). 
